Home
Courses
Freshers
Functional/ASIC verification
Physical Design
Design for testability (DFT)
Custom/Analog layout
Physical verification
FPGA system design
Embedded systems
Working professionals
RTL design and integration
Functional verification
Physical Design
Design for testability (DFT)
Custom and Analog Layout
Synthesis and STA
IR Drop analysis using RedHawk
Short term courses
Verilog
System Verilog
UVM
Advanced digital design
VHDL
Scripting
PERL Training
Python Training
TCL scripting training
Unix Linux Training
Protocol courses
PCIe
DDR
USB2 and USB3.0/3.1/3.2
AMBA(AXI, AHB and APB)
SPI, I2C and UART
SoC
SOC Design & Verification
Debug Techniques
ARM Architecture
Power Aware Verification
RISC-V ISA
Gate level Simulations(GLS)
Projects
Functional verification projects
Universal Memory Controller
USB2.0 Core Verification
DMA Controller
Ethernet MAC
MTech Projects & Internship
MTech VLSI Intership
MTech Embedded Systems Intership
E-Learning
Placements
Placement support policy
Physical Design Placements
Functional verification placements
DFT placements
Embedded systems placements
Custom-Layout-Placements
FPGA-placements
Resources
FAQs
Student Guidelines
Fresher`s Job Search
Hands on projects
Learning Scripting Language
Learning Digital Design
Learning Verilog
Learning System Verilog
Learning Standard Protocols
Simulation Debug
Unix And Revision Management
Corporate Training
Student Portal
Home
Courses
Freshers
Functional/ASIC verification
Physical Design
Design for testability (DFT)
Custom/Analog layout
Physical verification
FPGA system design
Embedded systems
Working professionals
RTL design and integration
Functional verification
Physical Design
Design for testability (DFT)
Custom and Analog Layout
Synthesis and STA
IR Drop analysis using RedHawk
Short term courses
Verilog
System Verilog
UVM
Advanced digital design
VHDL
Scripting
PERL Training
Python Training
TCL scripting training
Unix Linux Training
Protocol courses
PCIe
DDR
USB2 and USB3.0/3.1/3.2
AMBA(AXI, AHB and APB)
SPI, I2C and UART
SoC
SOC Design & Verification
Debug Techniques
ARM Architecture
Power Aware Verification
RISC-V ISA
Gate level Simulations(GLS)
Projects
Functional verification projects
Universal Memory Controller
USB2.0 Core Verification
DMA Controller
Ethernet MAC
MTech Projects & Internship
MTech VLSI Intership
MTech Embedded Systems Intership
E-Learning
Placements
Placement support policy
Physical Design Placements
Functional verification placements
DFT placements
Embedded systems placements
Custom-Layout-Placements
FPGA-placements
Resources
FAQs
Student Guidelines
Fresher`s Job Search
Hands on projects
Learning Scripting Language
Learning Digital Design
Learning Verilog
Learning System Verilog
Learning Standard Protocols
Simulation Debug
Unix And Revision Management
Corporate Training
Student Portal
Functional verification projects
Home
Functional verification projects
These projects will provide detailed exposure to functional verification flow.
error:
Content is protected !!
Call Now Button
Leave your contact details
Loading…
×
Live Chat
