vlsiguru-logo

For all courses:

  • Offered both in Classroom and Live online training mode.
  • Also offered in 1-1 training(charged per hour basis)
  • For any conflict in fee and start date with actual course page, this page has the accurate information.
  • Fee does not include GST, chargeable on top of course fee. All the fee is in INR. Fee has to be paid in maximum 2 installments, 1st installment during course enrollment. 2nd installment must be paid within 3 weeks from course commencement date.
  • Fee for online course may differ from classroom course fee, please check the corresponding page for actual fee.
  • Student attending online training must connect to session using a system with webcam switched on.
  • Ad Hoc below refers to, courses where we do not get frequent requests, and are offered only when more than 5 students have registered for the course.
  • There is option to join ongoing batch within 3 weeks from course start date, we help cover up the missed sessions. Beyond that student can join new batch.

 

Upcoming courses

Courses Start Date & Demo Class Link
Embedded Systems Training 22/June (10AM – 1:30PM) Course Structure
Verilog Training 30/June (12PM-3PM) Course Structure
Physical Design Training 30/June (8:30AM-12:00PM) Course Structure
VLSI Front End Training for Exp engineers 30/June (8:30AM-12:00PM) Course Structure
VLSI Front Training for Freshers 30/June (8:30AM-12:00PM) Course Structure
USB20 Protocol Training 09/June (11:30AM-2:30PM) Course Structure
SystemVerilog Training 30/June (8:30AM-12:00PM) Course Structure
DFT Training 02/June (9:00AM – 4:30PM) Course Structure

Courses in VLSI Front End domain

Course Course Details Start Date Course Duration Fees New Batch starts every
VLSI Front end Training for Freshers  VLSI Course Structure 30/June 19 Weeks 29000 6 weeks
VLSI Front end Training for Experienced Engineers VLSI Course Structure 30/June 17 Weeks 24000(without USB core verification) 6 weeks
Systemverilog Training SV Course Structure 30/June 10 Weeks 15000 6 weeks
VLSI Internship VLSI Internship Structure 30/June 3 months/12 months 15000  or 25000 6 weeks
UVM Training UVM Course Structure 07/July 6 weeks 10000 8 weeks
Verilog Training Verilog Course Structure 30/June 5 Weeks 6000 6 weeks
VHDL Training VHDL Course Structure Adhoc 5 Weeks 6000 ad hoc

Courses in VLSI Backend

Course Course Details Start Date Course Duration Fees New Batch starts every
Physical Design and Implementation Training PnR Training Course Structure 30/June(8:30AM-12PM) 12 Weeks 29000 6 weeks
Synthesis and STA Training Synthesis and STA Course Structure Adhoc 8 Weeks 25000 8 weeks
DFT Training DFT Training course structure 30/June(11AM-2:30PM) 12 Weeks 29000 8 weeks
Custom Layout Training Custom Layout Training course structure 07/July(2PM-6:00PM) 12 Weeks 29000 8 weeks
Physical Verification Physical Verification course structure Adhoc 8 Weeks 24000 adhoc
Post Silicon Validation Post Silicon Validation course structure Adhoc 9 Weeks 22000 12 weeks

Courses in Embedded Systems

Course Course Details Start Date Course Duration Fees New Batch starts every
Embedded Internship  Embedded Internship Course Structure 22/June 6 to 8 months 22000 12 weeks
Embedded Systems Training Embedded Systems Course Structure 22/June(10AM-1:30PM) 15 Weeks 22000 12 weeks

SoC & Courses on Standard Protocols

Course Course Details Start Date Course Duration Fees New Batch starts every
ARM Training ARM Architecture Training Course Structure Adhoc 6 Weeks 10000 Adhoc
DDR Protocol Training DDR Training Course Structure 14/July 5 Weeks 6000 12 weeks
PCIe Protocol Training PCIe Training Course Structure 21/July(10 AM) 5 Weeks 7000 12 weeks
USB30 Protocol Training USB30 Course Structure 30/June 5 Weeks 7000 12 weeks
SoC Design & Verification Training SoC Training 7/July 7 Weeks 10000 10 weeks

Courses on Scripting Languages

Course Course Details Start Date Course Duration Fees New Batch starts every
PERL Training PERL Course Structure 14/July 5 Weeks 4000 10 weeks
Python Training Python Course Structure Adhoc 6 Weeks 4000 10 weeks
TCL Training TCL Course Structure Adhoc 4 Weeks 3000 10 weeks
SHELL Training SHELL Course Structure Adhoc 4 Weeks 3000 10 weeks

Call us for more details on VLSI Training course structure

error: Content is protected !!