For all courses:

  • Offered both in Classroom and Live online training mode.
  • Also offered in 1-1 training(charged per hour basis)
  • For any conflict in fee and start date with actual course page, this page has the accurate information.
  • Fee is all inclusive. What you see is what you pay.
  • All the fee is in INR. Fee has to be paid in maximum 2 instalments, 1st instalment during course enrolment. 2nd instalment must be paid within 3 weeks from course commencement date.
  • Fee for online course may differ from classroom course fee, please check the corresponding page for actual fee.
  • Student attending online training must connect to session using a system with webcam switched on.
  • Ad Hoc below refers to, courses where we do not get frequent requests, and are offered only when more than 5 students have registered for the course.
  • There is option to join ongoing batch within 2 weeks from course start date, we help cover up the missed sessions. Beyond that student can join new batch.
  • Tool access will be provided for 1 year at institute with no additional cost.
  • Fee refund policy: Fee is refunded on prorata basis, there will be 5% standard deduction.

 

Upcoming courses

Courses Start Date & Demo Class Link
Verilog Training 05/Jan (9AM-12:30PM) Course Structure
Physical Design Training 05/Jan (8:30AM-12:00PM) Course Structure
VLSI Front End Training for Exp engineers 05/Jan (9AM-12:00PM) Course Structure
VLSI Front Training for Freshers 05/Jan (9AM-12:30PM) Course Structure
SystemVerilog Training 05/Jan (9AM-12:30PM) Course Structure
Custom Layout Training 19/Jan (10AM – 2PM) Course Structure

Courses in VLSI Front End domain

Course Course Details Start Date Course Duration Fees New Batch starts every
VLSI Front end Training for Freshers  VLSI Course Structure 05/Jan 19 Weeks 36000 5 weeks
VLSI Front end Training for Experienced Engineers VLSI Course Structure 05/Jan 17 Weeks 29500 5 weeks
Systemverilog Training SV Course Structure 05/Jan 10 Weeks 17500 5 weeks
VLSI Internship VLSI Internship Structure 05/Jan 3 months/12 months 22000  or 36000 6 weeks
UVM Training UVM Course Structure 29/Dec 7 weeks 12000 8 weeks
Verilog Training Verilog Course Structure 05/Jan 5 Weeks 7000 5 weeks
VHDL Training VHDL Course Structure Adhoc 5 Weeks 7000 ad hoc

Courses in VLSI Backend

Course Course Details Start Date Course Duration Fees New Batch starts every
Physical Design and Implementation Training PnR Training Course Structure 05/Jan(8:30AM-12PM) 14 Weeks 34000 4 weeks
Synthesis and STA Training Synthesis and STA Course Structure Adhoc 8 Weeks 26000 8 weeks
DFT Training DFT Training course structure 05/Jan(11AM-2:30PM) 12 Weeks 34000 8 weeks
Custom Layout & Physical Verification Training Custom Layout and Physical Verification Training course structure 19/Jan(10AM-2PM) 15 Weeks 34000 8 weeks

Courses in Embedded Systems

Course Course Details Start Date Course Duration Fees New Batch starts every
Embedded Internship  Embedded Internship Course Structure 19/Jan (2AM to 5PM) 15 weeks 22000 12 weeks
Embedded Systems Training Embedded Systems Course Structure 19/Jan(2PM-5PM) 15 Weeks 22000 12 weeks

SoC & Courses on Standard Protocols

Course Course Details Start Date Course Duration Fees New Batch starts every
ARM Training ARM Architecture Training Course Structure Adhoc 6 Weeks 10000 Adhoc
DDR Protocol Training DDR Training Course Structure Adhoc 5 Weeks 6000 12 weeks
PCIe Protocol Training PCIe Training Course Structure 05/Jan, 12PM 5 Weeks 8200 12 weeks
USB30 Protocol Training USB30 Course Structure Adhoc 5 Weeks 8200 12 weeks
SoC Design & Verification Training SoC Training Adhoc 6 Weeks 10000 10 weeks

Courses on Scripting Languages

Course Course Details Start Date Course Duration Fees New Batch starts every
PERL Training PERL Course Structure Adhoc 5 Weeks 4000 10 weeks
Python Training Python Course Structure Adhoc 6 Weeks 4000 10 weeks
TCL Training TCL Course Structure Adhoc 4 Weeks 3000 10 weeks
SHELL Training SHELL Course Structure Adhoc 4 Weeks 3000 10 weeks

Call us for more details on VLSI Training course structure

error: Content is protected !!