SESSION#1(5/APR) Revision: o ASIC FLow o ASIC vs FPGA o Front End FLow – Design – RTL – Functional Verification or RTL Verification – If some issues are found here in the RTL it is easy to fix them. – TestBench o Synthesis – Input : RTL – Output : Netlist Doubts: Notes: o TestBench: […]