+91-9986194191
training.vlsiguru@gmail.com
Course Calendar
Course Registration
Training Overview video
Internship
Contact us
Logo
  • Home
  • Courses
    • Freshers
      • Functional / ASIC verification
      • Physical Design
      • Design for testability (DFT)
      • Custom/Analog layout
      • Physical verification
      • FPGA system design
      • Embedded systems
    • Working professionals
      • RTL design and integration
      • Functional verification
      • Physical Design
      • Design for testability (DFT)
      • Custom and Analog Layout
      • Synthesis and STA
      • IR Drop analysis using RedHawk
    • Short Term Courses
      • Verilog
      • System Verilog
      • UVM Functional Verification
      • Advanced digital design
      • VHDL
    • Scripting
      • PERL Training
      • Python Training
      • TCL scripting training
    • Protocol Courses
      • PCIe
      • DDR
      • USB3 & USB4
      • AMBA(AXI, AHB, and APB)
      • SPI, I2C and UART
    • SoC
      • SOC Design & Verification
      • Debug Techniques
      • ARM Architecture
      • Power Aware Verification
      • RISC-V ISA
      • Gate level Simulations(GLS)
    • Projects
      • MTech Projects & Internship
      • MTech VLSI Intership
      • MTech Embedded Systems Intership
      • Functional verification projects
        • Universal Memory Controller
        • USB2.0 Core Verification
        • DMA Controller
        • Ethernet MAC
  • Course Schedule
  • E-Learning
  • Placements
    • Placement Support Policy
    • Physical Design Placements
    • Functional verification placements
    • DFT placements
    • Embedded systems placements
    • Custom-Layout-Placements
    • FPGA-placements
  • Resources
    • FAQS
    • Student Guidelines
    • Fresher`s Job Search
    • Hands on projects
    • Learning Scripting Language
    • Learning Digital Design
    • Learning Verilog
    • Learning System Verilog
    • Learning Standard Protocols
    • Simulation Debug
    • Unix And Revision Management
  • Corporate Training
  • Contact
brand
  • Home
  • Courses
    • Freshers
      • Functional / ASIC verification
      • Physical Design
      • Design for testability (DFT)
      • Custom/Analog layout
      • Physical verification
      • FPGA system design
      • Embedded systems
    • Working professionals
      • RTL design and integration
      • Functional verification
      • Physical Design
      • Design for testability (DFT)
      • Custom and Analog Layout
      • Synthesis and STA
      • IR Drop analysis using RedHawk
    • Short Term Courses
      • Verilog
      • System Verilog
      • UVM Functional Verification
      • Advanced digital design
      • VHDL
    • Scripting
      • PERL Training
      • Python Training
      • TCL scripting training
    • Protocol Courses
      • PCIe
      • DDR
      • USB3 & USB4
      • AMBA(AXI, AHB, and APB)
      • SPI, I2C and UART
    • SoC
      • SOC Design & Verification
      • Debug Techniques
      • ARM Architecture
      • Power Aware Verification
      • RISC-V ISA
      • Gate level Simulations(GLS)
    • Projects
      • Functional verification projects
        • Universal Memory Controller
        • USB2.0 Core Verification
        • DMA Controller
        • Ethernet MAC
      • MTech Projects & Internship
      • MTech VLSI Intership
      • MTech Embedded Systems Intership
  • Course Schedule
  • E-Learning
  • Placements
    • Placement Support Policy
    • Physical Design Placements
    • Functional verification placements
    • DFT placements
    • Embedded systems placements
    • Custom-Layout-Placements
    • FPGA-placements
  • Resources
    • FAQS
    • Student Guidelines
    • Fresher`s Job Search
    • Hands on projects
    • Learning Scripting Language
    • Learning Digital Design
    • Learning Verilog
    • Learning System Verilog
    • Learning Standard Protocols
    • Simulation Debug
    • Unix And Revision Management
  • Corporate Training
  • Contact Us
  1. Home
  2. python assignments
Blog
product
python assignments

April 12, 2020