DDR1 to DDR4, LPDDR1 to LPDDR4 Training
- DDR memory organization
- DDR addressing
- Channels, Ranks, Banks, Rows and Columns
- DDR evolution
- DDR Interface signals
- DDR commands, timing diagrams
- DDR Mode registers
- DDR clock frequency, limitation
- DDR initialization and power up sequence
- DDR Training: Write levelling, Read training, CA Training, ZQ Calibration
- DDR calibration
- ODT
- LP, PC DDR’s
DDR PHY basics
- Architecture
- Sub components
DDR Controller concepts
Course Overview
DDR is a critical component of every complex SoC, and familiarity with its protocols is a must for engineers in design and verification. Proficiency in DDR concepts not only enhances debug and design efficiency but also significantly increases career opportunities, as DDR expertise is highly valued across the semiconductor industry.
This course is designed to give engineers comprehensive knowledge of DDR protocols, covering both theoretical and practical aspects. Participants will learn:
-
DDR addressing and memory organization
-
DDR wrapper and interfacing concepts
-
DDR controller and PHY design fundamentals
-
Timing diagrams and training sequences
By the end of this training, engineers will have the skills to analyze, design, and verify DDR subsystems, making them project-ready for complex SoC environments.
DDR Training(VG-DDR) Schedule
- Next Batch:Adhoc(based on minimum number of students enroling for the course)
- Currently there is no live sessions planned. You may enrol for e-learning course for self paced learning, with option to join upcoming batch with no additional cost. Trainer will be accessible for doubt clarifications.
- Duration: 6 weeks
- eLearning : INR 7,500 +GST at 18%
- Live Training : INR 9,000 +GST at 18%
- Certificate of course completion
Registration:
- Attend Demo Session before registering for course
- Course presentations for all topics
- Session notes
- Lab documents with detailed steps
- User guides
- Exposure to basic memory concepts like SRAM, FLash, etc
- Exposure to digital design concepts
- Dedicated sessions planned to train student on Protocol specific TB component coding
- Each session of course is recorded, missed session videos will be shared
- Yes, You will have option to view the recorded videos of course for the sessions missed
- You will have option to repeat the course any time in next 1 year
- Yes, Course fee also includes support for doubt clarification sessions even after course completion
- You have option to mail you queries
- Option to meet in person to clarify doubts
Experienced Trainer
- 10+ years of rich experience of working in Functional Verification domain across various mobile, networking, high speed peripheral domains.
- Experience of working on functional verification of Multiple Complex SOCs, multiple Sub systems
- Experience of working on multiple complex module level projects
- 1-1 Dedicated Mentor Support
- mock interview
- Industry Standard Projects
- Support with resume update